

June 25, 2004

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Applicants: Praveen K. Samudrala

Serial No.: 10/708,268 Filing Date: 02/20/2004

For: Method and Apparatus for Creating Circuit Redundancy in Programmable Logic Devices

Examiner: Unassigned

Art Unit: 2816

Our Reference No.: 1372.136.PRC

Dear Sir:

Enclosed please find the following:

1. Information Disclosure Statement By Applicants- 2 pages;

2. Copies of two (2) U.S. Patent Documents;

3. Copies of the front covers of nine (9) Non-Patent Literature Documents; and

4. Self-addressed, postage prepaid post card to serve as a receipt for items 1-3.

Very respectfully,

SMITH & HOPEN

By: Molly L. Sauter

molly.sauter@smithhopen.com

MLS/cm enclosure

CERTIFICATE OF MAILING (37 C.F.R. 1.8)

I HEREBY CERTIFY that this correspondence is being mailed with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on June 25, 2004.

Date: June 25, 2004

Charlene Morgan

Attorney-Client Privileged Communication

PTO/SB/08A (08-03) Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

or the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTO

Sheet |1

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Complete if Known			
Application Number	10/708,268		
Filing Date	02/20/2004		
First Named Inventor	Praveen K. Samudrala		
Art Unit	2816		
Examiner Name	Unassigned		
Attorney Docket Number	1372 136 PRC		

U. S. PATENT DOCUMENTS						
Examiner Initials*	Cite No.1	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
	ļ	Number-Kind Code ^{2 (# known)}				
	1	^{US-} 6,298,289	10/02/2001	Lloyd et al.		
•	2	^{US-} 4,964,126	10/16/1990	Musicus et al.		
		US-				
		US-				
		US-				
		US-				
		US-				
	 	US-				
		US-				
		US-				
		US-				
		US-				
	<u> </u>	US-				
		US-				
	<u> </u>	US-				
		US-				
		US-				
	 	US-				
		US-				

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Cite No.1	Foreign Patent Document	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages	_
		Country Code ³ "Number ⁴ "Kind Code ⁵ (if known)	MM-DD-YYYY		Or Relevant Figures Appear	Ľ
						L
						L
						L
						L
						L

Examiner Signature		Date Considered	
Signature	•		

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND

TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

PTO/SB/08B (08-03)

Approved for use through 07/31/2006. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTO		Complete if Known			
Subsuit	10 10 10 11 1449/ 10			Application Number	10/708,268
INF	ORMATION	N DIS	CLOSURE	Filing Date	02/20/2004
STATEMENT BY APPLICANT		First Named Inventor	Praveen K. Samudrala		
	##	4		Art Unit	2816
	(Use as many sh	eets as n	lecessary)	Examiner Name	Unassigned
Sheet	2	of	2	Attorney Docket Number	1372.136.PRC

	Lou	NON PATENT LITERATURE DOCUMENTS The base of the parties (in CARITAL LETTERS) title of the orticle (when convenients) title of	
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
	1	EDUARDO AUGUSTO BEZERRA ET AL., Improving Reconfigurable Systems Reliability by Combining Periodical Test and Redundancy Techniques: A Case Study.	
	2	ZOLTAN MEGGYESI ET AL., FPGA Design in the Presence of Single Event Upsets, CERN, Geneva, Switerland.	
	3	Single Event Upset (SEU) Mitigation by Virtual Triple Modular Redundancy (TMR) in Design Reduces Manufacturing Cost and Lowers Power, Alternative System Concepts, Inc., pg 1-7	
	4	EARL FULLER ET AL., Radiation Testing Update, SEU Mitigation, and Availability Analysis of the Virtex FPGA for Space Reconfigurable Computing, pg. 1-11.	
	5	K. NIKOLIC ET AL., Fault-Tolerant Techniques for Nanocomputers, TNT2001, Sept. 3-7, 2001, Segovia, Spain.	
	6	CARL CARMICHEAL ET AL., SEU MitigationTechniques for Virtex FPGAs in Space Application.	
	7	PRAVEEN SAMUDRALA ET AL., Single Event Upsets and Mitigation Techniques: A Survey, pages 1-15.	,
	8	SRINIVAS KATKOORI, SEU Tolerant Design Techniques for Space Based RC Implementations, IR & D Project, March 28, 2001.	
	9	PRAVEEN K. SAMUDRALA, Synthesis of SEU Tolerant FPGAs, January 22, 2003, pages 1-53.	

Examiner	Date	
Signature	Considered	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.